Abstract: The authors propose a heterogeneous floating-point (FP) computing architecture to maximize energy efficiency by separately optimizing exponent processing and mantissa processing. The ...
Abstract: This brief presents a compact and power-efficient full ring-oscillator (RO)-based cascaded fractional-N PLL. The proposed cascaded PLL consists of a RO-based DLL and type-II PLL as the first ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback